SiR466DP
Vishay Siliconix
N-Channel 30-V (D-S) MOSFET
S
PRODUCT SUMMARY
VDS (V)30
RDS(on) (Ω)0.0035 at VGS = 10 V 0.0051 at VGS = 4.5 V
ID (A)a40g40
g
FEATURES
Qg (Typ.)21.5 nC
• • • •Halogen-free
TrenchFET® Power MOSFET100 % Rg Tested100 % UIS Tested
RoHSCOMPLIANT PowerPAK SO-8APPLICATIONS
D •DC/DC Converter
- Low Side Switch
S6.15 mm5.15 mm •Notebook PC1S2S •Graphic Cards3GS •Server4D8765DDDGBottom ViewOrdering Information: SiR466DP-T1-GE3 (Lead (Pb)-free and Halogen-free)SN-Channel MOSFETABSOLUTE MAXIMUM RATINGS TA = 25 °C, unless otherwise noted
Parameter ymbol LimitUnit VDS30Drain-Source Voltage
V
VGS± 20Gate-Source Voltage
TC = 25 °C40gTC = 70 °C40g
IDContinuous Drain Current (TJ = 150 °C)
TA = 25 °C28b, cTA = 70 °C22.5b, c
A
IDMPulsed Drain Current70
TC = 25 °C40g
ISContinuous Source-Drain Diode Current
TA = 25 °C4.5b, c
IASSingle Pulse Avalanche Current30
L = 0.1 mH
EASmJSingle Pulse Avalanche Energy45
TC = 25 °C54TC = 70 °C34.7
PDWMaximum Power Dissipation
TA = 25 °C5.0b, cTA = 70 °C3.2b, cTJ, TstgOperating Junction and Storage Temperature Range - 55 to 150
°C
260Soldering Recommendations (Peak Temperature)d, e
THERMAL RESISTANCE RATINGS
Parameter ymbol TypicalMaximumUnit RthJAt ≤ 10 s2025Maximum Junction-to-Ambientb, f
°C/W
RthJC1.82.3Maximum Junction-to-Case (Drain)Steady StateNotes:
a.Based on TC = 25 °C.
b.Surface Mounted on 1\" x 1\" FR4 board.c.t = 10 s.
d.See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposedcopper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed andis not required to ensure adequate bottom side solder interconnection.
e.Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.f.Maximum under Steady State conditions is 65 °C/W.g.Package Limited. Document Number: 68879S-82018-Rev. A, 01-Sep-08
www.vishay.com
1
New Product
SiR466DP
Vishay Siliconix
SPECIFICATIONS TJ = 25 °C, unless otherwise noted
Parameter ymbol Test Conditions Min.Typ.Static
Drain-Source Breakdown VoltageVDS Temperature CoefficientVGS(th) Temperature CoefficientGate-Source Threshold VoltageGate-Source Leakage
Zero Gate Voltage Drain CurrentOn-State Drain Currenta
Drain-Source On-State ResistanceaForward TransconductanceaDynamicb
Input CapacitanceOutput Capacitance
Reverse Transfer CapacitanceTotal Gate ChargeGate-Source ChargeGate-Drain ChargeGate ResistanceTurn-On Delay TimeRise TimeFall Time
Turn-On Delay TimeRise Time
Turn-Off Delay TimeFall Time
Drain-Source Body Diode CharacteristicsContinuous Source-Drain Diode CurrentPulse Diode Forward CurrentaBody Diode Voltage
Body Diode Reverse Recovery TimeBody Diode Reverse Recovery ChargeReverse Recovery Fall TimeReverse Recovery Rise Time
ISISMVSDtrrQrrtatb
IF = 10 A, dI/dt = 100 A/µs, TJ = 25 °C
IS = 3 A
0.7428211513
TC = 25 °C
40701.15542
AVnsnCns
CissCossCrss QgQgs Qgd Rgtd(on) trtftd(on) trtd(off) tf
VDD = 15 V, RL = 1.5 Ω
ID ≅ 10 A, VGEN = 4.5 V, Rg = 1 ΩVDD = 15 V, RL = 1.5 Ω ID ≅ 10 A, VGEN = 10 V, Rg = 1 Ω
f = 1 MHz
0.2
VDS = 15 V, VGS = 10 V, ID = 10 A VDS = 15 V, VGS = 4.5 V, ID = 10 A VDS = 15 V, VGS = 0 V, f = 1 MHz
273054020542.521.56.97.10.812929930193515
1.62418501850356030
nsΩ
6533
nCpF
VDSΔVDS/TJ ΔVGS(th)/TJ VGS(th) IGSSIDSSID(on) RDS(on) gfs
VGS = 0 V, ID = 250 µA
ID = 250 µA VDS = VGS, ID = 250 µA VDS = 0 V, VGS = ± 20 V VDS = 30 V, VGS = 0 V VDS = 30 V, VGS = 0 V, TJ = 55 °C
VDS ≥ 5 V, VGS = 10 V VGS = 10 V, ID = 15 A VGS = 4.5 V, ID = 10 A VDS = 15 V, ID = 15 A
30
0.00290.004265
0.00350.0051
1.230
31- 5.4
2.4± 100110
VmV/°CVnAµAAΩS
Max.
Unit Std(off) Turn-Off Delay Time
Notes:
a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operationof the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximumrating conditions for extended periods may affect device reliability.
www.vishay.com2Document Number: 68879S-82018-Rev. A, 01-Sep-08
New ProductSiR466DPVishay SiliconixTYPICAL CHARACTERISTICS 25°C, unless otherwise noted70VGS=10thru4V56ID- DrainCurrent(A)ID- DrainCurrent(A)81042VGS=3V28TC=25 °C2TC=125 °CTC=-55 °C23451400.000.51.01.52.02.501VGS-Gate-to-SourceVoltage(V)VDS-Drain-to-SourceVoltage(V)Output Characteristics0.00503500Transfer CharacteristicsRDS(on)- On-Resistance(Ω)0.0045VGS=4.5VC - Capacitance(pF)2800Ciss0.004021000.0035VGS=10V1400Coss0.0030700Crss0.00250142842567000612182430ID-DrainCurrent(A)VDS-Drain-to-SourceVoltage(V)On-Resistance vs. Drain Current and Gate Voltage
10ID=10AVGS- Gate-to-SourceVoltage(V)8RDS(on)- On-ResistanceVDS=15V6VDS=10VVDS=20V41.61.8ID=15ACapacitance
VGS=10V1.4(Normalized)VGS=4.5V1.21.020.8009182735Qg-TotalGateCharge(nC)0.6- 50- 250255075100125150TJ-JunctionTemperature(°C)Gate ChargeOn-Resistance vs. Junction Temperature
Document Number: 68879S-82018-Rev. A, 01-Sep-08www.vishay.com
3
New ProductSiR466DPVishay SiliconixTYPICAL CHARACTERISTICS 25°C, unless otherwise noted1000.020ID=15ATJ=150 °C1TJ=25 °CRDS(on)- On-Resistance(Ω)10IS- SourceCurrent(A)0.0160.0120.10.008TJ=125 °C0.004TJ=25°C0.010.0010.00.0000.20.40.60.81.01.20123456710VSD-Source-to-DrainVoltage(V)VGS-Gate-to-SourceVoltage(V)Source-Drain Diode Forward Voltage0.4250On-Resistance vs. Gate-to-Source Voltage0.2VGS(th)Variance(V)2000.0- 0.2ID=5mA- 0.4ID=250 µA50Power(W)150100- 0.6- 0.8- 500- 2502550751001251500.0010.010.1Time (s)110TJ-Temperature(°C)Threshold Voltage
100LimitedbyRDS(on)*Single Pulse Power, Junction-to-Ambient
1msID-DrainCurrent(A)1010ms1100ms1s10s0.1TA=25 °CSinglePulse0.010.01DCBVDSSLimited0.1110100VDS-Drain-to-SourceVoltage(V)*VGS>minimumVGSatwhichRDS(on)isspecifiedSafe Operating Area, Junction-to-Ambient
www.vishay.com4
Document Number: 68879S-82018-Rev. A, 01-Sep-08
New Product
SiR466DP
Vishay Siliconix
TYPICAL CHARACTERISTICS 25°C, unless otherwise noted
10080ID-DrainCurrent(A)60PackageLimited402000255075100125150TC-CaseTemperature(°C)Current Derating*
652.5522.0Power(W)26Power(W)0255075100125150391.51.0130.500.00255075100125150TC-CaseTemperature(°C)TA-AmbientTemperature(°C)Power, Junction-to-CasePower, Junction-to-Ambient
* The power dissipation PD is based on TJ(max) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upperdissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the packagelimit.
Document Number: 68879S-82018-Rev. A, 01-Sep-08www.vishay.com
5
New Product
SiR466DP
Vishay Siliconix
TYPICAL CHARACTERISTICS 25°C, unless otherwise noted
1DutyCycle=0.5NormalizedEffectiveTransientThermalImpedance0.20.10.05Notes:PDMt10.10.02SinglePulse0.0110-410-310-210-11SquareWavePulseDuration(s)t21.DutyCycle,D=2.PerUnitBase=RthJA=65 °C/W3.TJM-TA=PDMZthJA(t)4.SurfaceMountedt1t2101001000Normalized Thermal Transient Impedance, Junction-to-Ambient1DutyCycle=0.5NormalizedEffectiveTransientThermalImpedance0.20.10.10.02SinglePulse0.050.0110-410-310-2SquareWavePulseDuration(s)10-11Normalized Thermal Transient Impedance, Junction-to-Case
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for SiliconTechnology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, andreliability data, see http://www.vishay.com/ppg?68879.
www.vishay.com6Document Number: 68879S-82018-Rev. A, 01-Sep-08
Package Information
Vishay Siliconix
PowerPAK® SO-8, (SINGLE/DUAL)
HWθM122D1D34L1E3θθE2E4KLD412D2D534bbL1D12K1D534DθA10.150 ± 0.008D2ZecDetail ZD3(2x)D42E1EABackside View of Single PadHKE2E4D2Notes1.Inch will govern.2Dimensions exclusive of mold gate burrs.3.Dimensions exclusive of mold flash and cutting burrs.E3Backside View of Dual PadMILLIMETERS
DIM.AA1bcDD1D2D3D4D5EE1E2E3 E4eKK1HLL1θWM
ECN: T10-0055-Rev. J, 15-Feb-10DWG: 5881
0.560.510.510.060°0.156.055.793.483.68MIN.0.970.000.330.235.054.803.561.32
NOM.1.04-0.410.285.154.903.761.500.57 TYP.3.98 TYP.6.155.3.663.780.75 TYP.1.27 BSC1.27 TYP.
-0.610.610.13-0.250.125 TYP.
-0.710.710.2012°0.36
0.0220.0200.0200.0020°0.006
6.255.993.843.91
0.2380.2280.1370.145
MAX.1.120.050.510.335.265.003.911.68
MIN.0.0380.0000.0130.0090.1990.10.1400.052
INCHESNOM.0.041-0.0160.0110.2030.1930.1480.0590.0225 TYP.0.157 TYP.0.2420.2320.1440.1490.030 TYP.0.050 BSC0.050 TYP.
-0.0240.0240.005-0.0100.005 TYP.
-0.0280.0280.00812°0.0140.2460.2360.1510.154MAX.0.0440.0020.0200.0130.2070.1970.1540.066
Document Number: 71655Revison: 15-Feb-10
www.vishay.com
1
AN821
Vishay Siliconix
PowerPAK® SO-8 Mounting and Thermal Considerations
Wharton McDaniel
MOSFETs for switching applications are now availablewith die on resistances around 1 mΩ and with thecapability to handle 85 A. While these die capabilitiesrepresent a major advance over what was availablejust a few years ago, it is important for power MOSFETpackaging technology to keep pace. It should be obvi-ous that degradation of a high performance die by thepackage is undesirable. PowerPAK is a new packagetechnology that addresses these issues. In this appli-cation note, PowerPAK’s construction is described.Following this mounting information is presentedincluding land patterns and soldering profiles for max-imum reliability. Finally, thermal and electrical perfor-mance is discussed.
THE PowerPAK PACKAGE
The PowerPAK package was developed around theSO-8 package (Figure 1). The PowerPAK SO-8 uti-lizes the same footprint and the same pin-outs as thestandard SO-8. This allows PowerPAK to be substi-tuted directly for a standard SO-8 package. Being aleadless package, PowerPAK SO-8 utilizes the entireSO-8 footprint, freeing space normally occupied by theleads, and thus allowing it to hold a larger die than astandard SO-8. In fact, this larger die is slightly largerthan a full sized DPAK die. The bottom of the die attachpad is exposed for the purpose of providing a direct,low resistance thermal path to the substrate the deviceis mounted on. Finally, the package height is lowerthan the standard SO-8, making it an excellent choicefor applications with space constraints.
PowerPAK SO-8 SINGLE MOUNTING
The PowerPAK single is simple to use. The pinarrangement (drain, source, gate pins) and the pindimensions are the same as standard SO-8 devices(see Figure 2). Therefore, the PowerPAK connectionpads match directly to those of the SO-8. The only dif-ference is the extended drain connection area. To takeimmediate advantage of the PowerPAK SO-8 singledevices, they can be mounted to existing SO-8 landpatterns.
Standard SO-8PowerPAK SO-8
Figure 2.
The minimum land pattern recommended to take fulladvantage of the PowerPAK thermal performance seeApplication Note 826, Recommended Minimum PadPatterns With Outline Drawing Access for Vishay Sili-conix MOSFETs. Click on the PowerPAK SO-8 singlein the index of this document.
In this figure, the drain land pattern is given to make fullcontact to the drain pad on the PowerPAK package.This land pattern can be extended to the left, right, andtop of the drawn pattern. This extension will serve toincrease the heat dissipation by decreasing the ther-mal resistance from the foot of the PowerPAK to thePC board and therefore to the ambient. Note thatincreasing the drain land area beyond a certain pointwill yield little decrease in foot-to-board and foot-to-ambient thermal resistance. Under specific conditionsof board configuration, copper weight and layer stack,experiments have found that more than about 0.25 to0.5 in2 of additional copper (in addition to the drainland) will yield little improvement in thermal perfor-mance.
Figure 1. PowerPAK 1212 Devices
Document Number 7162228-Feb-06www.vishay.com
1
AN821
Vishay Siliconix
PowerPAK SO-8 DUAL
The pin arrangement (drain, source, gate pins) and thepin dimensions of the PowerPAK SO-8 dual are thesame as standard SO-8 dual devices. Therefore, thePowerPAK device connection pads match directly tothose of the SO-8. As in the single-channel package,the only exception is the extended drain connectionarea. Manufacturers can likewise take immediateadvantage of the PowerPAK SO-8 dual devices bymounting them to existing SO-8 dual land patterns.To take the advantage of the dual PowerPAK SO-8’sthermal performance, the minimum recommendedland pattern can be found in Application Note 826,Recommended Minimum Pad Patterns With OutlineDrawing Access for Vishay Siliconix MOSFETs. Clickon the PowerPAK 1212-8 dual in the index of this doc-ument.
The gap between the two drain pads is 24 mils. Thismatches the spacing of the two drain pads on the Pow-erPAK SO-8 dual package.
Ramp-Up Rate
Temperature at 155 ± 15 °C Temperature Above 180 °C Maximum Temperature Ramp-Down RateFor the lead (Pb)-free solder profile, see http://www.vishay.com/doc?73257.
+ 6 °C /Second Maximum 120 Seconds Maximum 70 - 180 Seconds 240 + 5/- 0 °C
+ 6 °C/Second Maximum
Time at Maximum Temperature 20 - 40 Seconds
REFLOW SOLDERING
Vishay Siliconix surface-mount packages meet solderreflow reliability requirements. Devices are subjectedto solder reflow as a test preconditioning and are thenreliability-tested using temperature cycle, bias humid-ity, HAST, or pressure pot. The solder reflow tempera-ture profile used, and the temperatures and timeduration, are shown in Figures 3 and 4.
Figure 3. Solder Reflow Temperature Profile
10 s (max)210 - 220 °C3 °C(max)183 °C140 - 170 °C50 s (max)3 °C(max)60 s (min)Pre-Heating ZoneReflow Zone4 ° C/s (max)Maximum peak temperature at 240 °C is allowed.Figure 3. Solder Reflow Temperatures and Time Durations
www.vishay.com
2Document Number 71622
28-Feb-06
AN821
Vishay Siliconix
THERMAL PERFORMANCEIntroduction
A basic measure of a device’s thermal performance isthe junction-to-case thermal resistance, Rθjc, or thejunction-to-foot thermal resistance, Rθjf. This parameteris measured for the device mounted to an infinite heatsink and is therefore a characterization of the deviceonly, in other words, independent of the properties of theobject to which the device is mounted. Table 1 shows acomparison of the DPAK, PowerPAK SO-8, and stan-dard SO-8. The PowerPAK has thermal performanceequivalent to the DPAK, while having an order of magni-tude better thermal performance over the SO-8. TABLE 1.
DPAK and PowerPAK SO-8
Equivalent Steady State Performance
DPAK
Thermal Resistance Rθjc
PowerPAK
SO-81.0 °C/W
StandardSO-816 °C/W
Because of the presence of the trough, this result sug-gests a minimum performance improvement of 10 °C/Wby using a PowerPAK SO-8 in a standard SO-8 PCboard mount.
The only concern when mounting a PowerPAK on astandard SO-8 pad pattern is that there should be notraces running between the body of the MOSFET.Where the standard SO-8 body is spaced away from thepc board, allowing traces to run underneath, the Power-PAK sits directly on the pc board.
Thermal Performance - Spreading Copper
Designers may add additional copper, spreading cop-per, to the drain pad to aid in conducting heat from adevice. It is helpful to have some information about thethermal performance for a given area of spreading cop-per.
Figure 6 shows the thermal resistance of a PowerPAKSO-8 device mounted on a 2-in. 2-in., four-layer FR-4PC board. The two internal layers and the backside layerare solid copper. The internal layers were chosen assolid copper to model the large power and groundplanes common in many applications. The top layer wascut back to a smaller area and at each step junction-to-ambient thermal resistance measurements were taken.The results indicate that an area above 0.3 to 0.4 squareinches of spreading copper gives no additional thermalperformance improvement. A subsequent experimentwas run where the copper on the back-side wasreduced, first to 50 % in stripes to mimic circuit traces,and then totally removed. No significant effect wasobserved.
Rth vs. Spreading Copper(0 %, 50 %, 100 % Back Copper)561.2 °C/W
Thermal Performance on Standard SO-8 Pad PatternBecause of the common footprint, a PowerPAK SO-8can be mounted on an existing standard SO-8 pad pat-tern. The question then arises as to the thermal perfor-mance of the PowerPAK device under these conditions.A characterization was made comparing a standard SO-8and a PowerPAK device on a board with a trough cut outunderneath the PowerPAK drain pad. This configurationrestricted the heat flow to the SO-8 land pads. Theresults are shown in Figure 5.
Si4874DY vs. Si7446DP PPAK on a 4-Layer BoardSO-8 Pattern, Trough Under Drain6050Impedance (C/watts)40Si4874DY30Si7446DP2010Impedance (C/watts)5141100 %0 %00.00010.011Pulse Duration (sec)1001000050 %360.000.250.500.751.001.251.501.752.00Figure 5. PowerPAK SO-8 and Standard SO-0 Land Pad Thermal PathFigure 6. Spreading Copper Junction-to-Ambient Performance
www.vishay.com
3
Document Number 7162228-Feb-06
AN821
Vishay Siliconix
SYSTEM AND ELECTRICAL IMPACT OF PowerPAK SO-8
In any design, one must take into account the change inMOSFET rDS(on) with temperature (Figure 7).
On-Resistance vs. Junction Temperature1.8VGS = 10 VID = 23 ArDS(on)- On-Resistance ()(Normalized)1.6Suppose each device is dissipating 2.7 W. Using thejunction-to-foot thermal resistance characteristics of thePowerPAK SO-8 and the standard SO-8, the die tem-perature is determined to be 107 °C for the PowerPAK(and for DPAK) and 148 °C for the standard SO-8. Thisis a 2 °C rise above the board temperature for the Pow-erPAK and a 43 °C rise for the standard SO-8. Referringto Figure 7, a 2 °C difference has minimal effect onrDS(on) whereas a 43C difference has a significant effecton rDS(on).
Minimizing the thermal rise above the board tempera-ture by using PowerPAK has not only eased the thermaldesign but it has allowed the device to run cooler, keeprDS(on) low, and permits the device to handle more cur-rent than the same MOSFET die in the standard SO-8package.
1.41.21.00.80.6-50-250255075100125150TJ- Junction Temperature (°C)Figure 7. MOSFET rDS(on) vs. TemperatureA MOSFET generates internal heat due to the currentpassing through the channel. This self-heating raisesthe junction temperature of the device above that of thePC board to which it is mounted, causing increasedpower dissipation in the device. A major source of thisproblem lies in the large values of the junction-to-footthermal resistance of the SO-8 package.
PowerPAK SO-8 minimizes the junction-to-board ther-mal resistance to where the MOSFET die temperature isvery close to the temperature of the PC board. Considertwo devices mounted on a PC board heated to 105 °Cby other components on the board (Figure 8).
CONCLUSIONS
PowerPAK SO-8 has been shown to have the samethermal performance as the DPAK package while hav-ing the same footprint as the standard SO-8 package.The PowerPAK SO-8 can hold larger die approximatelyequal in size to the maximum that the DPAK can accom-modate implying no sacrifice in performance because ofpackage limitations.
Recommended PowerPAK SO-8 land patterns are pro-vided to aid in PC board layout for designs using thisnew package.
Thermal considerations have indicated that significantadvantages can be gained by using PowerPAK SO-8devices in designs where the PC board was laid out forthe standard SO-8. Applications experimental data gavethermal performance data showing minimum and typicalthermal performance in a SO-8 environment, plus infor-mation on the optimum thermal performance obtainableincluding spreading copper. This further emphasized theDPAK equivalency.
PowerPAK SO-8 therefore has the desired small sizecharacteristics of the SO-8 combined with the attractivethermal characteristics of the DPAK package.
PowerPAK SO-8107 °CStandard SO-8148 °C0.8 °C/WPC Board at 105 °C16C/WFigure 8. Temperature of Devices on a PC Boardwww.vishay.com4Document Number 71622
28-Feb-06
Application Note 826
Vishay Siliconix
RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single
0.260(6.61)0.150(3.81)0.024(0.61)(3.91)0.026(0.66)(1.27)0.0500.050(1.27)0.032(0.82)0.040(1.02)Recommended Minimum PadsDimensions in Inches/(mm)Return to IndexReturn to Index(4.42)0.1540.174APPLICATION NOTE
Document Number: 72599Revision: 21-Jan-08
www.vishay.com
15
Legal Disclaimer Notice
www.vishay.com
Vishay
Disclaimer
ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVERELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively,“Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any otherdisclosure relating to any product.
Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose orthe continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and allliability arising out of the application or use of any product, (ii) any and all liability, including without limitation special,consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particularpurpose, non-infringement and merchantability.
Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typicalrequirements that are often placed on Vishay products in generic applications. Such statements are not binding statementsabout the suitability of products for a particular application. It is the customer’s responsibility to validate that a particularproduct with the properties described in the product specification is suitable for use in a particular application. Parametersprovided in datasheets and/or specifications may vary in different applications and performance may vary over time. Alloperating parameters, including typical parameters, must be validated for each customer application by the customer’stechnical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase,including but not limited to the warranty expressed therein.
Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustainingapplications or for any other application in which the failure of the Vishay product could result in personal injury or death.Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agreeto fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses anddamages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishayor its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel toobtain written terms and conditions regarding products designed for such applications.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or byany conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.
Material Category Policy
Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill thedefinitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Councilof June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment(EEE) - recast, unless otherwise specified as non-compliant.
Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm thatall the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.
Revision: 12-Mar-12
1
Document Number: 91000
因篇幅问题不能全部显示，请点此查看更多更全内容